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 
Abstract—This paper presents an efficiency optimization 
approach for a high voltage bidirectional flyback dc-dc 
converter. The main goal is to optimize the converter for driving 
a capacitive actuator, which must be charged and discharged 
from 0 V to 2.5 kV dc and vice versa, supplied from a 24 V dc 
supply. The energy efficiency is optimized using a proposed new 
automatic winding layout (AWL) technique and a comprehensive 
loss model. The AWL technique generates a large number of 
transformer winding layouts. The transformer parasitics such as 
dc resistance, leakage inductance and self-capacitance are 
calculated for each winding layout. An optimization technique is 
formulated to minimize the sum of energy losses during charge 
and discharge operations. The efficiency and energy loss 
distribution results from the optimization routine provide a deep 
insight into the high voltage transformer design and its impact on 
the total converter efficiency. The proposed efficiency 
optimization approach is experimentally verified on a 25 W 
(average charging power) with 100 W (peak power) flyback dc-dc 
prototype. 
 
Index Terms—switched-mode power supply, high voltage dc-
dc power converter, transformer design, optimization, energy 
efficiency, actuators, dielectric films 
NOMENCLATURE 
auC, buC  Coefficients of Fourier series of the magneto 
motive force (MMF) during charge process (AT: 
Ampere-turns) 
BmC / BmD  Maximum flux density during charge / discharge 
process (T) 
BnC  Magnitude of negative flux density at the 
beginning of a switching cycle during charge 
process (T) 
ΔB  Peak-to-peak flux density of the current excitation 
(T) 
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Cin / Cload  Input capacitance / Capacitance of the load or 
actuator (F) 
Cs       Self-capacitance of secondary winding (F) 
Cossp / Cosss  Output capacitance of low voltage MOSFET Mp / 
high voltage MOSFET Ms (F) 
CDb  Junction capacitance of high voltage diode Db (F) 
dp / ds  Diameter of primary / secondary winding of 
transformer (mm) 
D2 / Db  High voltage (5 kV) freewheeling diode / 
blocking diode 
dinsulation   Uniform spacing or thickness of the insulating 
tape, between secondary layers (mm) 
DonC / DoffC  On-time / Off-time duty cycle of low voltage 
MOSFET Mp during charge process 
DonD / DoffD  On-time / Off-time duty cycle of high voltage 
MOSFET Ms during discharge process 
Eload(Vout)  Stored energy in the load at an output voltage Vout 
(J) 
fswC / fswD  Switching frequency during charge / discharge   
process (kHz) 
FFLL  Fill factor of the last layer in the high voltage 
winding 
FuC(0) / FuC(h) MMF amplitude of u
th harmonic at x=0 / x=h, h is 
the thickness of layer 
G1, G2  Constants used in the power loss expressions and 
are functions of εu 
HW      Window height of transformer bobbin (mm) 
iin / ip / is  Input current / Primary current / Secondary or 
load current (A) 
imp / ims  Primary / Secondary magnetizing current (A) 
IppkC / IppkD  Primary peak current during charge process / 
discharge process (A) 
IspkC / IspkD  Secondary peak current during charge process / 
discharge process (A) 
imin  Magnitude of the negative primary current at the 
beginning of charge process (A) 
IpavgC / IsavgC  Primary / Secondary average current during 
charge process (A) 
kz  Core loss constant in the improved generalized 
Steinmetz equation (iGSE)  
Lmp / Lms  Primary / Secondary magnetizing inductance of 
transformer (H) 
Llkp / Llks  Leakage inductance referred to primary / 
secondary side of transformer (H) 
Mp / Ms  Low voltage MOSFET / High voltage (4 kV) 
MOSFET 
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Np / Ns / n  Number of primary / secondary turns / Turns ratio 
of transformer from secondary to primary 
nlp / nls  Number of layers in primary / secondary winding 
of transformer 
nparp / npars  Number of parallel wires in primary / secondary 
winding of transformer 
Nh / Nc  Total number of harmonics considered / Total 
number of switching cycles during charge process 
k
layerCP   Power loss in k
th layer during charge process (W) 
PwindC / PTwindC  Winding loss at each switching cycle / Total  
       winding loss during charge process (W) 
PswC / PswD  Capacitive switching loss due the self-capacitance 
during charge / discharge process (W) 
PsnC / PsnD  Snubber loss due leakage inductance during 
charge / discharge process (W) 
Rp / Rs  dc resistance of primary / secondary winding of 
transformer (Ω) 
Rpsense / Rssense  Primary / Secondary current sense resistance (Ω) 
Rlayer      dc resistance of a given layer (Ω) 
tonC / toffC   On-time / Off-time of low voltage MOSFET Mp 
during charge process (s) 
tonD / toffD   On-time / Off-time of high voltage MOSFET Ms 
during discharge process (s) 
TsC / TsD  Switching period during charge / discharge 
process (s) 
Tch  Charging time to reach the target output voltage 
from 0 V (s)  
Tlayer  Number of turns in a given layer (primary or 
secondary) of transformer 
VleakD  Increase in the steady state drain-to-source 
voltage of Ms due to leakage inductance Llks (V) 
Vin / Vout  Input voltage / Output or load or actuator voltage 
(V) 
WW      Window width of bobbin (mm) 
Wsqp / Wsqs  Width of square for primary / secondary in the 
automatic winding layout generator routine (mm) 
γs / γp  Height allocation factor for secondary / primary 
winding with γp=(1-γs) 
δu / δ  Skin depth of the conductor at u
th harmonic 
frequency / fundamental (u=0) frequency (mm) 
εu  Ratio of conductor diameter to the effective skin 
depth of uth harmonic 
φuC(0) / φuC(h)  Phase of u
th harmonic of the MMF during charge 
process at x=0 / x=h (h is thickness of layer) 
ρ / μ0  Resistivity of copper (Ω-m) / Magnetic 
permeability of vacuum (H/m) 
α, β, k  The constants related to core material which are 
provided by the core manufacturer  
δC Capacitance ratio factor on the high voltage side 
I. INTRODUCTION 
IELETRC electro active polymer (DEAP) [1]-[3] is an 
evolving smart material that can be used in actuation, 
sensing and energy harvesting applications [4]. DEAPs, when 
used as linear actuators, have the potential to be an effective 
replacement for many conventional linear actuators because of 
their unique properties, including light weight, low noise 
operation, high flexibility, large strain, and autonomous 
capability. The axial DEAP actuator as shown in Fig. 1(a) is 
ideally equivalent to a capacitive load. When a DEAP actuator 
is driven with high voltage (2-2.5 kV), it converts a portion of 
the electrical energy into mechanical displacement, which is of 
the order of mm (~1-1.5 mm) [5]-[7]. Three of such axial 
DEAP actuators are used to create a DEAP incremental 
actuator [8] as shown in Fig. 1(b). The DEAP incremental 
actuator technology has the potential to be used in various 
industries, e.g. automotive, aeronautics, and medicine. For 
using the DEAP actuators in such applications, the high 
voltage drivers should have low volume to fit inside or above 
the actuators. The overall energy efficiency of battery 
powered, high voltage driver influences, the distance travelled 
by the incremental actuator. Hence, for DEAP actuator 
applications, both volume and energy efficiency of high 
voltage drivers are extremely important and need to be 
optimized. 
The flyback converter is suitable for high voltage and low 
power applications due to its simple structure and a low 
component count [9].  High voltage switch-mode power 
supplies for charging the capacitive loads are implemented in 
[10]-[12]. Bidirectional dc-dc power converters are needed for 
the DEAP based capacitive actuators [13], to increase the 
lifetime of the battery, also to discharge the high voltage 
across them. Bidirectional flyback converter [14]-[17], and a 
forward-flyback bidirectional converter [18] are implemented 
for various applications. Due to high reverse recovery time 
(~2.6 μs) of high voltage MOSFET, a modified high voltage 
bidirectional flyback converter topology [19] as shown in Fig. 
2, is proposed and implemented for driving a DEAP actuator. 
The loss analysis of the same converter is performed in [20].  
Transformer design plays a very important role in high 
voltage dc-dc power converters employed in low, medium and 
high power applications. The design methodologies for 
transformers used in conventional switch-mode power 
supplies are well documented [9], [21]-[23]. Often, a 
transformer for a given application is designed based on some 
assumptions such as, constant switching frequency, maximum 
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Fig. 1. a)  DEAP actuator; b)  DEAP incremental actuator. 
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temperature rise, estimated converter efficiency, winding fill 
factor, and winding current density. However, these 
assumptions are not valid or suitable for some applications. 
Hence, more customized procedures are needed to design 
efficient transformers, for specific applications. In a high 
voltage capacitor charge and discharge application, the high 
voltage transformer will have a large amount of (> 200) 
secondary turns. For such application, it is very difficult to 
select an optimum winding diameter and number of winding 
layers beforehand, which decide the values of the transformer 
parasitics. To avoid this difficulty, an automatic winding 
layout (AWL) technique is introduced in [24], for the winding 
design of a high voltage transformer. The high voltage flyback 
converter operation is very sensitive to the transformer 
parasitics. The proposed AWL technique, utilizes the entire 
available space in a given transformer bobbin and provides an 
optimum winding diameter that minimizes the total loss due to 
the transformer parasitics. 
In the initial design phase, it is difficult to predict which 
core type is optimal for a given application. In a flyback 
converter, a long transformer window width is often preferred, 
in order to minimize the leakage inductance and ac resistance 
by providing a close coupling between windings, and to 
decrease the number of winding layers. For high output or 
input voltage flyback converters, this could be different, since 
the self-capacitance of the high voltage winding has 
significant impact on the performance of the converter. In this 
paper, an efficiency optimization algorithm is proposed, which 
provides an optimum solution for a given transformer core, by 
using the proposed AWL technique and the comprehensive 
loss model. Different transformer winding architectures 
(TWAs) for the high voltage capacitor charge and discharge 
application are investigated in [25]. In [26], a digital control 
technique is proposed for improving the energy efficiency and 
charge/discharge speed. Control algorithms for optimal-
flyback charging of a capacitive load are proposed in [27]. A 
number of switch-mode power supply design optimization 
methods have been described in the literature [28]-[34].  
The proposed efficiency optimization technique has the 
following features:  
1) an automatic winding layout (AWL) technique, which 
produces the 
2)  information about winding diameters, number of layers, 
and number of parallel windings, for both primary and 
secondary windings;  
3) an accurate calculation of transformer parasitics using the 
outputs of AWL technique;  
4) calculation of energy losses during charge and discharge 
modes using a comprehensive loss model;  
5) an objective function that minimizes the sum of energy 
losses during charge and discharge modes, over a range of 
operating points. 
This paper is organized as follows: Section II describes the 
proposed automated winding layout (AWL) technique. Section 
III provides the loss modeling of the bidirectional flyback 
converter. Section IV discusses the proposed optimization 
routine. Section V provides the optimization and experimental 
results, followed by the conclusions in Section VI. 
II. AUTOMATIC WINDING LAYOUT (AWL) TECHNIQUE 
The bidirectional flyback converter design specifications 
are provided in Table I. The magnetic transformer is the most 
critical component in the high voltage bidirectional flyback 
converter. The leakage inductance causes voltage spikes 
across the drain-to-source of the MOSFET, and this can be 
avoided by a dissipative snubber circuit or by using an over 
rated MOSFET. The self-capacitance of the secondary 
winding creates large resonating current spikes in the leading 
edge of the MOSFET current waveform [19]. Additional 
switching losses will be created due to those two parasitics, 
respectively [30]. The remaining losses in the transformer are 
core loss, and the winding loss due to dc and ac resistances. 
The losses due to the high voltage transformer need to be 
minimized to improve the bidirectional flyback converter 
efficiency and reliability.  
The transformer design decisions considered for the 
proposed AWL technique are given in Table II. The core types 
are limited to ETD, EFD, E, RM and PQ. The N87 core 
material is chosen for most of the cores, due to its lower core 
losses at high frequency up to 500 kHz. For those cores for 
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Fig. 2. Circuit configuration of the high voltage bidirectional flyback 
converter for driving a capacitive load. 
TABLE I 
CONVERTER DESIGN SPECIFICATIONS 
Parameter Value 
Input voltage Vin 24 V 
Output voltage Vout 0-2500 V 
Capacitance of load Cload 400 nF 
Stored energy in the load Eload  
at 2.5 kV 
1.25 J 
Target charging time Tch 50 ms 
Turns ratio of the transformer n 25 
Primary magnetizing inductance Lmp 44 μH 
Primary peak current during charge 
process IppkC 
4.2 A 
Primary peak current during 
discharge process IppkD 
5.3 A 
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which N87 material is not available, other core materials 
which are suitable for operation up to 500 kHz are considered. 
A simple, non-interleaved winding structure (P/S; P: Primary, 
S: Secondary), is considered in this paper to limit the 
complexity of the proposed AWL technique. Nevertheless, the 
proposed AWL technique can be easily extended for the 
interleaved transformer structures (P/S/P or S/P/S). The proper 
insulation between the low voltage (primary) and high voltage 
(secondary) windings is achieved by using a triple insulated 
(TEX-E) solid wire for primary winding. To avoid the high 
insulation thickness (0.2 mm) of TEX-E wire, single insulated 
solid wire is used for a large number of secondary turns. A 
maximum transformer temperature limit of 130 °C is chosen. 
These limitation values can be altered based on the experience 
of the user or the initial design specifications.  
The AWL technique is described below: 
A. AWL technique: 
The space allocated for the primary and secondary 
windings for a given transformer bobbin with winding width 
WW and window height HW are shown in Fig. 3(a). Different 
steps associated with the proposed AWL technique for an 
example of Np=6 primary turns and Ns=18 secondary turns, are 
explained below: 
1) The first step is, to split the available winding space for 
primary (see Fig. 3(a)) and secondary (Fig. 3(f)) into a 
number of squares, with a square width equal to height 
allocated for that winding. As shown in Figs. 3(d) and 
3(g), it results into 4 squares and a crossed non-square, 
which is considered as an unusable space for both primary 
and secondary windings. In each square, a solid round 
wire could be placed with a diameter equal to the width of 
a square or a bundle of round wires with an outside 
bundle diameter equal to the width of a square. 
2) Since the number of available squares is 4 in Figs. 3(d) or 
3(g), which is less than the required 6 primary and 18 
secondary turns, more squares are required to fill the 
needed turns. Hence, the width of square for primary or 
secondary is decreased from its maximum value of γpHW 
or γsHW, respectively.  
3) The fill factor of the last layer FFLL for a given winding is 
defined as the ratio of the number of squares used in the 
final layer to the number of squares available in it. For 
example, in Fig. 3(i), 9 squares are available and 9 
squares are occupied in the final layer, hence FFLL=1. 
Similarly, in Fig. 3(j), 16 squares are available and 13 
squares are occupied in the final layer, hence FFLL=0.81. 
In the proposed AWL technique a maximum limit of 0.85 
is set for FFLL, since the calculation of transformer 
parasitics is based on fully occupied layers. 
4) When the square width is reduced as shown in Figs. 3(e) 
and 3(h), the new square size limits the use of a shaded 
space above the squares. For primary winding since only 
6 turns are needed, this will be a valid solution. However, 
for secondary winding, since 18 turns are needed, the 
shaded space can be occupied by the other windings, by 
reducing the square width further. 
5) When the square width is reduced further as shown in Fig. 
3(i), the winding space contains 18 squares in 2 layers, 
and a shaded space. The non-square horizontal space is 
utilized to provide an insulation tape (with thickness 
dinsulation) between the secondary layers. This is the final 
step of the AWL technique for 6 primary and 18 
secondary turns. 
6) If 45 turns are required for the secondary winding, the 
square width is decreased again, as shown in Fig. 3(j), the 
solution contains 3 layers and 16 squares in each layer. 
The last layer fill factor FFLL in this case is 0.81, which is 
less than 0.85. Hence, this is not a valid solution and the 
square width needs to be decreased further. 
7) In Fig. 3(b), a solution from the AWL technique is shown. 
The primary and secondary squares are filled with triple 
isolated and single isolated solid wires, respectively. The 
same steps described above apply for the real high voltage 
transformer design which will have more than 200 
secondary turns.  
8) Finally, the outputs of AWL technique are various 
winding implementations, including specific winding 
details such as, diameters of primary and secondary 
windings, number of primary and secondary winding 
layers, and insulation thicknesses for placing between 
secondary windings, for which FFLL>0.85, respectively. 
 
TABLE II 
TRANSFORMER DESIGN DECISIONS 
Description Design decision Comments 
Ferrite core and bobbin type ETD, EFD, E, RM and PQ Typically used in switch-mode power supplies. 
Core material N87 Suitable for switching frequencies up to 500 kHz. 
Winding structure P/S Simple implementation and decreases analytical complexity. 
Primary winding type Solid wire Flexible winding type in terms of design and prototyping. 
Primary winding insulation Triple insulation (TEX-E) 
Edge tape can be avoided. No need for interlayer insulation tape between the 
primary and secondary windings. 
Secondary winding type Solid wire 
Suitable winding type, for a large number of turns. Flexible winding type in terms 
of design, prototyping and different winding structures. 
Secondary winding 
insulation 
Single insulation Provides minimum insulation thickness for a large number of turns. 
Air gap All legs Simplifies the prototyping. 
Maximum transformer 
temperature 
130 °C 
With a predicted ambient temperature of 35 °C, this enables transformer 
temperature rise of 95 °C. 
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B. Calculation of transformer parasitics using the results of 
AWL technique: 
The outputs of the AWL technique are used to calculate the 
transformer parasitics [20], [24], [35]-[37] such as dc 
resistance, leakage inductance and self-capacitance. In Fig. 4, 
one output of AWL technique such as the insulation thickness 
(dinsulation) for a PQ 20/20 core, and calculated transformer 
parasitics are shown with respect to square width (Wsqs) of 
secondary winding. As the width of the secondary square (or 
secondary winding) decreases, the insulation spacing dinsulation 
between secondary winding layers increases, dc resistance Rs 
increases, leakage inductance Llkp slightly decreases, and the 
self-capacitance Cs decreases. 
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Fig. 3. a) Allocated winding space a) before applying AWL technique; b) after applying AWL technique;  c) - e) Different steps involved in AWL 
technique for primary winding; f) - j) Different steps involved in AWL technique for secondary winding; 
 
0.15 0.2 0.25 0.3
0.25
0.5
0.75
1
Square width W
sqs
(mm)
d
in
s
u
la
ti
o
n
(m
m
)
0.15 0.2 0.25 0.3
5
10
15
20
Square width W
sqs
(mm)
R
s
(o
h
m
)
0.15 0.2 0.25 0.3
0.82
0.84
0.86
0.88
0.9
Square width W
sqs
(mm)
L
lk
p
(u
F
)
0.15 0.2 0.25 0.3
5
10
15
Square width W
sqs
(mm)
C
s
 (
p
F
)
 
Fig. 4. Variation of transformer parasitics with the diameter of secondary 
winding, for PQ 20/20 core (when γs=0.8). 
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III. LOSS MODELLING 
In order to investigate the bidirectional flyback converter 
efficiency, it is necessary to calculate the losses associated 
with each circuit component in the converter. The loss model 
is a function of transformer parasitics. Different losses in the 
bidirectional flyback converter are given below:  
A. Transformer winding loss: 
In a flyback converter the primary and secondary currents 
are 180° out of phase, hence the conventional equations 
cannot be used to calculate the ac resistance [38], [39]. The 
calculation of the total winding loss in a flyback converter 
using the magneto motive force (MMF) analysis [40], [41] is 
described below. 
1) Winding loss in a flyback transformer during charge 
process: 
For the winding loss modeling, a non-interleaved 
transformer with 2 layers on the primary side (P1 and P2) and 
5 layers on the secondary side (S1, S2, S3, S4 and S5), is 
considered as an example. The MMF distribution in a flyback 
transformer is different from that of a normal transformer [40]. 
Figure 5 shows different MMF distributions during both turn-
on (0<t<tonC) and turn-off (tonC<t< tonC +toffC) periods in a non-
interleaved flyback transformer. In Fig. 5, Np1 and Np, are the 
number of turns in the primary layer 1 and the total primary 
turns, respectively, and H0, H1,….H7 are the magnetic field 
intensities between the layers. The terms N1, N2, N3, N4, N5 are 
defined as follows: N1=Ns1, N2=Ns1+Ns2, N3=Ns1+Ns2+Ns3, 
N4=Ns1+Ns2+Ns3+Ns4, and N5=Ns1+Ns2+Ns3+Ns4+Ns5=Ns where 
Ns1, Ns2, Ns3, Ns4, Ns5 and Ns are the number of turns in the 
secondary layers 1, 2, 3, 4, 5, and the total number of 
secondary turns, respectively. The primary imp(t) and 
secondary ims(t) magnetizing current waveforms in a given 
switching cycle, during charge and discharge processes are 
shown in Figs. 6(a) and 6(b), respectively. The MMF 
distribution in each transformer winding layer in the time 
domain is decomposed into sinusoidal harmonics by Fourier 
series analysis [24]. The power loss is then computed for each 
harmonic, and the power loss densities over all harmonics are 
summed to find the power dissipated in each layer. 
The power loss expression in k
th
 layer klayerCP  is given by [24], 
[40], [41] 
      
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(3) 
where FuC(0) and FuC(h) are the MMF amplitudes of the u
th
 
harmonic at the beginning (x=0) and end (x=h) of a layer, 
respectively, d is the diameter of the given winding, h is the 
thickness of a given layer, with the suffix u being the 
harmonic number [24]. 
The magnitude uCF  and phase φuC of u
th
 harmonic of the 
MMF during charge process are given by 
2 2
uC uC uCF a b                                     (4) 
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   0uC uC h                                   (6) 
where auC and buC are the coefficients of the Fourier series of 
the MMF during charge process and are provided in [24], and 
 is the difference between the phase angles of the uth 
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Fig. 6. a) Primary magnetizing current in a given switching cycle during 
charge process, and b) Secondary magnetizing current discharge process. 
 
 
 
Transformer 
Core
Symmetrical 
line
P2
S1
S2
S3
S4
S5
 
MMF 
Distribution0
P1
 
MMF 
Distribution0
0<t<tonC tonC<t<(toffC +tonC)
H0
H1
H2
H3
H4
H5
H6
H7
x x
  
  
1p ppkCN I
p ppkCN I
1
ppkCI
N
n
2
ppkCI
N
n
3
ppkCI
N
n
4
ppkCI
N
n
5
ppkCI
N
n
Switch is ON Switch is OFF  
Fig. 5. MMF distribution of the non-interleaved (P-P-S-S-S-S-S) flyback 
transformer with respect to space. 
 
0885-8993 (c) 2013 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TPEL.2014.2379439, IEEE Transactions on Power Electronics
TPEL-Reg-2014-09-1319 
 
harmonic at the beginning (x=0) and end (x=h) of a layer, 
respectively. 
The expression for the winding loss in a flyback transformer at 
each switching frequency (each switching cycle) index j 
during charge process is  
       2 2
1
ls lp
pavgC savgC
n n
k
windC p s layerC
k
P j I j R I j R P j


          (7) 
The total winding loss during charge process having Nc 
switching cycles is  
 
1
cN
TwindC windC
j
P P j

                                  (8) 
2) Discussion: 
The winding loss during discharge process is calculated 
similar to that during charge process. The AC loss due to air-
gap fringing field [28] has not been considered because of 
difficulties in interfacing the 2-D/3-D finite element analysis 
(FEA) simulation results with the optimization process. The 
negative current at the beginning of the turn-on process during 
charge process in Fig. 6(a) is due to the high voltage winding 
self-capacitance. When the secondary winding current 
becomes zero, the drain to source voltage VMp tends to 
decrease. Since the control IC, LT3751 [42] operates under 
boundary mode control, the next switching cycle starts before 
the high voltage winding capacitance completely discharges. 
Hence, the current flows in the reverse direction to discharge 
the high voltage winding capacitance.                                                                                                                                     
B. Transformer core loss: 
The time-average core loss per unit volume Pv due to non-
sinusoidal excitation is calculated using the improved 
generalized Steinmetz equation (iGSE) [43] which is given by  
 
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1 s
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T dt
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 
                      (9) 
where 
 dB t
dt
 is the absolute value of the change rate of the 
flux density, ∆B is the peak-to-peak flux density, Ts is the 
switching period, and k, α and β are the constants provided by 
the core manufacturer. The core loss coefficient kz in (9) is 
calculated using the following expression 
 
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z
k
k
 

 
 
 
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
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                         (10) 
The angle θ in (10) represents the phase angle of the 
sinusoidal excitation. For a given values of k, α and β, the 
value of coefficient kz in (10) is fixed, irrespective of shape of 
the flux density waveform.
                                                                          
 
The core loss per unit volume using iGSE during charge 
operation (where mC nCB B B    during the turn-on period 
and mCB B   during the turn-off period), in each switching 
cycle is given by  
  1 1zvC mC nC onC mC offC
sC
k
P B B t B t
T
      
 
   
    
  
(11) 
Similarly, the core loss per unit volume during discharge 
operation (where 
mDB B  ), in each switching cycle is given 
by  
         
1 1z
vD mD onD offD
sD
k
P B t t
T
    
  
                    
(12) 
C. Switching loss due to transformer self-capacitance  
The capacitive turn-on or switching loss due the self-
capacitance when the converter employs valley 
switching/boundary conduction mode (BCM) control during 
charge process is given by [26], [44], [45] 
 
2
21
2
out
swC s in swC
V
P n C V f
n
 
  
 
               (13) 
When the output voltage Vout is greater than nVin, the 
capacitive switching loss PswC is 0 W, since the converter 
operates with zero voltage switching (ZVS). The capacitive 
switching loss due the self-capacitance when the converter 
employs DCM control during discharge process is [26] 
 
21
2
swD s Ms swDP C V f                         (14) 
In DCM, the drain-to-source voltage VMs at the beginning of 
the next switching cycle can be anywhere between 
out C in C leakDV nV V   and  2 1out C in C leakDV nV V    . 
The expression for c  is given by [26] 
osss
c
osss Db
C
C C
 

                                (15) 
The output capacitance Cosss of Ms and junction capacitance 
CDb of diode Db are approximately 15 pF and 1 pF, 
respectively. 
D. Switching loss due to transformer leakage inductance 
The loss due to the dissipative RCD snubber during charge 
process is given by 
21
2
snC
snC lkp ppkC swC
out
snC
V
P L I f
V
V
n

                    
(16) 
The loss due to the dissipative RCD snubber during discharge 
process is given by 
21
2
snD
snD lks spkD swD
snD in
V
P L I f
V nV

                
(17) 
where VsnC and VsnD are the snubber clamp voltages for low 
and high voltage MOSFETs, respectively. 
E. Remaining losses in the bidirectional flyback converter 
The remaining losses in the converter during charge process 
are: switching loss of Mp, conduction losses of Mp, D2 and 
Rpsense, gate drive loss of Mp, and power consumption of 
charge control IC. Similarly, the remaining losses in the 
converter during discharge process are: switching loss of Ms, 
conduction losses of Ms, Db and Rssense, gate drive loss of Ms, 
and power consumption of discharge control IC. Since during 
both charge and discharge operations the converter employs 
BCM and DCM control, respectively, there are no diode 
reverse recovery losses in both modes.  
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IV. EFFICIENCY OPTIMIZATION FOR A DC-DC CONVERTER 
DRIVING CAPACITIVE LOAD 
Efficient design of a high voltage bidirectional flyback 
converter, necessitates many trade-offs and iterations with a 
large number of design variables. The first step of the 
optimization routine is to determine the design specifications 
of the converter. The low voltage and high voltage MOSFETs, 
high voltage diode, turns ratio and magnetizing inductance are 
used as the constraints in the optimization, and are kept 
constant throughout the optimization routine. The flow chart 
of the proposed optimization routine is shown in Fig. 7. The 
converter specifications are used to calculate the number of 
primary and secondary turns, for a given ferrite core. The 
outputs of AWL technique are used to calculate the 
transformer parasitics. The energy losses during both charge 
ElossC and discharge ElossD modes are calculated and added to 
represent the total energy loss for that specific core. Finally, 
the energy efficiencies during charge ηC and discharge ηD 
modes are calculated as a function of output voltage.  
The design decisions presented in Table II are used, to limit 
the solution space of the optimization routine. The ranges for 
the cores and parameters to be optimized are shown in Table 
III. The optimization routine iterates through all design 
possibilities, and finally presents an optimized (most efficient) 
solution for each core. The outputs of the AWL technique are 
represented as OAWL.  
The proposed optimization routine is described in the 
following steps: 
1) Transformer turns ratio, peak currents (for charge and 
discharge operations), magnetizing inductance are 
selected from the design specifications and constraints. 
Number of primary and secondary turns are calculated for 
a given transformer core.  
2) The proposed AWL technique is applied to calculate an 
array of the outputs (diameter, number of layers, turns per 
layer, number of parallel wires, for both primary and 
secondary windings). The condition for the last layer fill 
factor is FFLL>0.85, this is to approximately make, equal 
number of turns per layer on final secondary layer and 
remaining secondary layers).  
3) The transformer parasitics are calculated for each set of 
outputs resulted from AWL technique.  
4) The objective function fobj is defined as the sum of the 
total energy losses in the bidirectional flyback converter 
over a set of operating points, and is given by 
 , ,obj lossT s AWLf E Core   O                      (18) 
5) The efficiency optimization or loss minimization of 
function fobj is 
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6) The end results of the optimization routine are the set of 
parameters which contributes to the minimum total 
energy loss. Finally, the optimum charge and discharge 
energy efficiencies are calculated as a function of output 
voltage  
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V. EFFICIENCY OPTIMIZATION RESULTS AND EXPERIMENTAL 
VALIDATION 
A. Details of the optimization results: 
The components used in the bidirectional flyback converter 
except the transformer are shown in Table IV. All losses in the 
bidirectional flyback converter are calculated in MATLAB 
TABLE III 
RANGES OF THE DESIGN PARAMETERS 
Parameters Ranges for optimization 
Transformer cores 
EFD12, EFD 15, EFD 20, 
EFD 25, E 16, E 20, E 25, E 30, 
ETD 29, ETD 34, ETD 39, 
RM 8, RM 10, RM 12, 
PQ 20/20 and PQ 26/20 
Height allocation factors for 
secondary winding (γs) 
[0.5, 0.6, 0.7, 0.8] 
Outputs from AWL technique 
OAWL 
see Section II and Figure 7 
 
 
 
 
 
Initialize the design specifications 
and constraints
Objective function: Total energy loss
fobj = ElossT (Core, γs, OAWL)
Core data base
Winding height allocation 
factor (γs)
Diameters, number of 
layers of secondary and 
primary windings, etc.
Calculate transformer parasitics
AWL 
Technique
 Np, Ns
Efficiency maximization or loss 
minimization: 
Minimize function fobj over Core, γs, OAWL
Optimum design parameters:
Coreopt, γsopt, OAWLopt     
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Fig. 7. Flow chart of the proposed efficiency optimization procedure. 
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using the proposed comprehensive loss model. The winding 
loss is calculated during both charge and discharge processes, 
up to 100
th
 order harmonics (Nh=100). The optimum 
secondary height allocation factor γs, for each core is provided 
in Fig. 8.  Figure 9 provides the results of the optimum charge, 
discharge and overall (product of charge and discharge) 
energy efficiencies, and an overall energy efficiency of a 
typical design where 50% space is allocated for primary and 
secondary windings, at an output voltage of 2.5 kV, with 
respect to different core volumes.  
The total energy loss ElossC at an output voltage of 2.5 kV is 
the loss occurred in all components of the converter, for 
charging the capacitive load from 0 V to 2.5 kV. Similarly, the 
total energy loss ElossD at an output voltage of 2.5 kV is the 
loss occurred in all components of the converter, for 
discharging the capacitive load from 2.5 kV to 0 V. The most 
efficient and smallest transformer (or core) designs are two 
important outcomes of the proposed efficiency optimization 
routine. Table V shows a comparison of smallest core (SCD) 
and optimized core (OCD) designs.  
The smallest and optimized core designs are described below: 
1) Smallest core design (SCD) 
The smallest core is selected as the core whose temperature 
rise is less than the maximum temperature limit (130 °C). 
Several small cores such as, EFD 12, EFD 15, E 16 have been 
used in the optimization routine, out of those E 16 is the 
smallest core with a maximum temperature rise of 94 °C (in a 
single bidirectional charge and discharge cycle). In the 
optimization routine, for all small cores (EFD 12, EFD 15, E 
16), a maximum flux density of 0.33 T is chosen, hence for E 
16, Np becomes 29. As shown in Fig. 8, the optimum 
secondary height allocation factor for E 16 core is 0.6, this is 
for accommodating the 29 primary turns on the small core. 
The spacing between the secondary winding layers for SCD is 
66 μm. 
2) Optimized core design (OCD) 
The core, which has a lower volume and a better overall 
energy efficiency compared with other cores, is selected as an 
optimized core. In Fig. 9, most of the cores whose volumes are 
above 2.85 cm
3
 have an overall energy efficiency between 
74% and 76%. The EFD 25 core with volume 3.3 cm
3 
has a 
lower discharge efficiency (hence lower overall efficiency), 
since its window height HW has been less compared with the 
neighboring cores, such as the EF 25 and RM 10 (see Fig. 9). 
For a better trade-off between the core volume and overall 
efficiency, the cores whose volume is between 2.85 and 4 cm
3 
could be more suitable for the high voltage driver (with 
specifications shown in Table I). The cores with volumes 4 
cm
3
 (E 30)
 
and 2.85 cm
3 
(PQ 20/20)
 
have overall efficiencies 
of 75% and 74%, respectively. However, PQ 20/20 core is 
selected as an optimized core, as a 40% increase in the core 
volume provides only 1% increase in the overall energy 
efficiency. In the optimization routine, a maximum flux 
density of 0.26 T is chosen for all cores whose volumes are 
greater than equal to 1.46 cm
3
 (EFD 20). As shown in Fig. 8, 
for all cores except the smallest core, the optimum secondary 
winding height allocation factor varies between 0.7 and 0.8. 
For PQ 20/20 core, the secondary height allocation factor is 
0.8. The spacing between the secondary winding layers for 
OCD is 0.9 mm. 
The energy loss distributions for PQ 20/20 core during 
charge and discharge processes are shown in Figs. 10(a) and 
10(b), respectively. During charge process, the converter 
operates with boundary conduction mode (BCM) control; 
hence the capacitive switching loss due to the self-capacitance 
is very low compared with other losses. The significant losses 
during charge process are: switching loss of low voltage 
MOSFET Mp, switching loss/snubber loss due to the 
transformer leakage inductance and transformer winding loss. 
During discharge process, the converter operates with 
discontinuous conduction mode (DCM) control; hence the 
capacitive switching loss due to the self-capacitance cannot be 
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Fig. 8. Optimum secondary winding height allocation factor γs vs. core 
volume. 
 
 
TABLE IV 
COMPONENTS USED IN THE BIDIRECTIONAL FLYBACK CONVERTER 
Component Name / Manufacturer 
Low voltage MOSFET Mp 
IPB600N25N3 G 
[250 V, 25 A, 60 mΩ] 
High voltage MOSFET Ms 
IXTV03N400S 
[4 kV, 300 mA, 290 Ω] 
High voltage diode D2 or 
Db 
SP5LFG 
[5 kV, 400 mA, 50 ns (trr)] 
Film capacitive load Cload WIMA [400 nF, 3 kV] 
Analog control IC LT3751 
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charge energy efficiency at 2.5 kV output voltage
with proposed AWL method.
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with proposed AWL method.
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with proposed AWL method.
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when 50% space is allocated for both primary and
secondary windings.
 
Fig. 9. Calculated optimized energy efficiencies at an output voltage of 2.5 
kV vs. core volume. The sequence of the 14 cores is: 
[E 16, EFD 20, E 20, RM 8, PQ 20/20, E 25, EFD 25, RM 10, E 30, PQ 
26/20, ETD 29, ETD 34, RM 12, ETD 39]. 
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neglected. The significant losses during discharge process are: 
switching loss of high voltage MOSFET Ms, switching loss 
due to the transformer leakage inductance, and capacitive 
switching loss due to the transformer self-capacitance. 
B. Experimental Results 
The experimental prototype of the bidirectional flyback 
converter is shown in Fig. 11(a). The prototypes of optimized 
and smallest transformers are shown in Fig. 11(b). The 
comparison of measured [19] and calculated charge and 
discharge energy efficiencies for the smallest and optimized 
cores is provided in Figs. 12(a) and 12(b), respectively. In 
Figs. 12(a) and 12(b), the maximum difference between the 
calculated and measured energy efficiencies during charge and 
discharge modes is less than ±5%, except for the smallest core 
design at very high output voltage (>2.2 kV). The total loss 
due to the transformer parasitics for SCD is higher than that of 
OCD by 5 times, and the remaining losses in the converter, are 
the same for both designs. 
In the bidirectional flyback converter an input capacitance 
Cin of 1800 µF (100 V) is used. The primary Rpsense and 
secondary Rssense sense resistors used in the converter are 25 
mΩ and 0.5 Ω, respectively. The Z-type winding scheme [25] 
is implemented in the secondary winding of the flyback 
transformer, to reduce the self-capacitance. To remove the 
interlayer insulation tape between primary and secondary 
windings, triple insulated wire (TEX-E) from Furukawa [46] 
13%
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Fig. 10. Energy loss distribution of the optimized core (PQ 20/20), a) 
during charge and b) during discharge process. 
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Fig. 11. a) Experimental prototype of the bidirectional flyback 
converter with PQ 20/20 core; b) Optimized (PQ 20/20) and smallest 
(E 16) transformers. 
 
 
 
 
 
TABLE V 
RESULTS OF THE OPTIMIZATION FOR SMALLEST CORE DESIGN (SCD) AND OPTIMIZED CORE DESIGN (OCD) 
Parameter SCD OCD 
Core name E 16 PQ 20/20 
Core volume 0.75 cm3 2.85 cm3 
Maximum flux density BmC 0.33 T 0.26 T 
Total number of turns of primary Np / secondary Ns winding 29 / 720 12 / 300 
Number of layers of primary nlp / secondary nls 2 / 8 1 / 4 
Number of parallel wires (or squares) of primary nparp / secondary npars 1 / 1 1 / 1 
Number of turns (or squares) per layer of primary / secondary 15 / 90 12 / 75 
Diameter of primary dp / secondary winding ds 0.4 mm / 0.1 mm (0.5+0.2) mm / 0.143 mm 
Primary magnetizing inductance Lmp 40 µH 44 µH 
Height allocation for secondary winding γs 0.6 0.8 
Spacing (or insulation) between secondary layers dinsulation 66 µm 0.9 mm 
Transformer maximum temperature rise in a single bidirectional charge and 
discharge cycle 
94 °C 30 °C 
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is used for the primary winding, and it has an insulation 
thickness of 0.2 mm. As shown in Table VI, 0.7 mm overall 
diameter wire (0.5 mm TEX-E wire) is used in the primary 
winding of PQ 20/20 core, and 0.4 mm overall diameter 
normal single insulated wire is used in the primary winding of  
E 16 core, due to non-availability of 0.2 mm TEX-E wire 
during practical implementation.  
For PQ 20/20 core, no snubber is used in either low voltage 
or high voltage side. Since the leakage inductance of E 16 core 
is very high, RCD snubbers are used in both primary and 
secondary sides and the loss model is updated accordingly. 
The loss model automatically considers RCD snubbers, when 
the leakage inductance Llkp in the optimization is higher than 
1.2 μH. The low voltage VsnC and high voltage VsnD RCD 
snubber clamp voltages are chosen as 
2 out ,maxV
n
 and 2 innV , 
respectively, with a maximum output voltage Vout,max of 2.5 
kV. The insulation between the secondary layers of 
transformer is provided by the Kapton tape which has a single 
layer thickness of 66 μm. The calculated and measured 
transformer parasitics for both SCD and OCD are provided in 
Table VI. The comparison shows that the model used for 
calculating the parasitics, for multiple solutions in the 
optimization routine is accurate enough. 
VI. CONCLUSIONS 
This paper presents an efficiency optimization approach 
for a high voltage bidirectional flyback dc–dc converter. The 
energy efficiency is optimized using a proposed new 
automatic winding layout generator technique and a 
comprehensive loss model. The proposed optimization 
technique is experimentally validated on a 25 W (charging 
power) high voltage bidirectional flyback converter. The 
measured charge and discharge energy efficiencies of the 
converter, with PQ 20/20 core at an output voltage of 2.5 kV 
are 89% and 77.1%, respectively. For both optimized and 
smallest core designs, energy efficiency during discharge 
process is less compared to that during charge process, mostly 
due to the switching loss of the output capacitance of high 
voltage MOSFET.  
The important conclusions of this paper are as follows: 
1) The proposed AWL technique is highly recommended for 
high input or high output voltage applications which need 
a transformer with many turns (primary or secondary). It 
automatically calculates and provides the necessary 
winding design data such as wire sizes, number of 
winding layers, number of turns per layer, and the number 
of parallel wires. 
2) The AWL technique can be easily extended to interleaved 
and/or sectioned transformer structures.  
3) Transformer parasitics are calculated for each set of 
outputs from AWL technique, which are needed to 
estimate the energy efficiency. By iteratively changing the 
spacing between secondary winding layers, the loss due to 
self-capacitance, leakage inductance and dc resistance of 
the transformer are balanced. 
4) Providing a very thick insulating tape between the 
secondary winding layers reduces the self-capacitance. 
The self-capacitance can be reduced significantly by 
allocating more space (or height) for the secondary 
winding. 
5) Non-sectioned bobbins with larger window height are 
suitable for minimizing the self-capacitance, hence are 
recommended for high voltage capacitor charge and 
discharge application. 
6) The output of the proposed efficiency optimization 
(overall energy efficiency vs. core volume curve) gives 
the flexibility for the designer to choose the necessary 
core and winding configurations. 
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